Abstract-Security has become one of the major issue in mobile services. In the development of recent mobile devices like Software Defined Radio (SDR) secure method of software downloading is found necessary for reconfiguration. Hash functions are the important security primitives used for authentication and data integrity. In this paper, VLSI architecture for implementation of integrity unit in SDR is proposed. The proposed architecture is reconfigurable in the sense it operates in two different modes: SHA-192 and MD-5.Due to applied design technique the proposed architecture achieves multi-mode operation, which keeps the allocated area resource at minimized level. The proposed architecture also achieves highspeed performance with pipelined designed structure. Comparison with related hash function implementation have been done in terms of operating frequency, allocated-area and area-delay product. The proposed Integrity Unity can be integrated in security systems for implementation of network for wireless protocol, with special needs of integrity in data transmission.
1.INTRODUCTION
Cryptographic hash functions have been wide applied in science of information security. It protects data from theft or alteration and it can also be used for user authentication. Modern cryptography concerns itself with confidentiality, integrity, non-repudiation, and authentication. There is current and growing interest in universal terminals (multi services, multi networks) for wireless networks. The technical approach to these universal terminals includes developing reconfigurable terminals. The reconfigurable terminals can change their hardware configuration and can support multioperation modes. This idea of reconfigurablility leads to the development of software radio techniques which requires secure software downloading for reconfiguration.
Hardware architecture for high performance AES algorithm has been implemented for encryption process which is useful for SDR terminals [1] .Also radio security module that offers a SDR security architecture that enables separate software and hardware certification is being developed [2] .Security encipherment is achieved using the characteristics of the Field Programmable Gate Array, which allows the system to be arranged in a variety of different layouts [3] .Cryptographic components are also exchanged for secure download. It includes the possibility to change any of the cryptographic components employed [4] - [5] . In this paper, reconfigurable hardware architecture has been proposed with an aim to provide secure download in SDR terminals. Also the area utilization of proposed architecture is analyzed with an aim to have optimized area and power consumption.
MD-5 AND SHA-1 ALGORITHM

MD5 Algorithm
MD5 [6] was introduced in 1992 by Professor Ronald Rivest. It calculates a 128-bit digest for an arbitrary l-bit message. It is an enhanced version of its predecessor MD4.The algorithm could be described in two stages: Preprocessing and hash computation. Preprocessing involves padding a message, parsing the padded message into m-bit blocks, and setting initialization values to be used in hash computation. The final hash value generated by the hash computation is used to determine the message digest.
Append Padding Bits
The b-bit message is padded so that a single 1 bit is appended to the end of the message, and then 0 bits are appended until the length of the message becomes congruent to 448, modulo 512.
Append Length
A 64-bit representation of b is appended to the result of the padding. The resulting message has a length that is an exact multiple of 512 bits. This message is denoted here as Y. 
Initialize MD
Process Message in 16-Word Blocks
This is the heart of the algorithm, which includes four rounds of processing. It is represented by HMD5 in Fig.1 and its logic is given in Fig 2. The four rounds have similar structure but each uses different auxiliary functions F, G, H and I.
F ( X , Y , Z ) = (X and Y ) or ((notx) and Y ) G(X, Y , Z ) = ( X and Z) or (Y and (notZ )) H ( X , Y , Z ) = X xor Y xor z I ( X , Y , Z ) = Y xor ( X or (notZ))
Each round consists of 16 steps and each step uses a 64-element The output of the fourth round is added to the input of the first round (CV,) to produce CVq+l.
Output
After all L 512-bit blocks have been processed, the output from Lth stage is the 128-bit message digest. 
A -> D B -> B + ( ( A + Funs ( B , C , D ) + X [ K l + T [ I ] ) < < s ) C -> B D -> C
The SHA-1 Algorithm
The Secure Hash Algorithm was developed by National Institute of Standards and Technology (NIST) and published as a federal information processing standard in 1993 [7] . It calculates a 160-bit digest for an arbitrary l-bit message. Preprocessing is done same as in MD5 except that an extra 32-bit register E is added with an initial value of C3D2E1F0. Other registers are assigned with higher order bytes first. For each block, it requires 4 rounds of 20 steps, resulting in a total of 80 steps, to generate the message digest. Fig.3 shows the SHA-1 compression function [8] .
Functions A sequence of logical functions f0, f1,..., f79 is used in the SHA-1. Each ft, 0 <= t <= 79, operates on three 32-bit words B, C, D and produces a 32-bit word as output. ft(B,C,D) is defined as follows, for words B, C, D, will hold the initial hash value, and is replaced by each successive intermediate hash value(after each message block is processed)and ending with final hash value H(N).
ft (B,C,D) = (B and C) or ((not B) and D), for 0 <= t <= 19 ft(B,C,D) = B xor C xor D, for 20 <= t <= 39 ft(B,C,D) = (B and C) or (B and D) or (C and D), for 40 <= t <= 59 ft(B,C,D) = B xor C xor D, for 60 <= t <= 79
SHA-192 preprocessing
The padding and appending of bits are done same as for MD5 and SHA-1. Before processing any blocks, the {Hi} are initialized as follows (in hexadecimal):
H0 = 67452301, H1 = EFCDAB89, H2 = 98BADCFE H3 = 10325476, H4 = C3D2E1F0, H5 = F9B2D834.
The compression function of SHA-192 has been illustrated in Fig.4. 
SHA-192 hash computation
A sequence of logical functions f0, f1,..., f79 is used in the SHA-192. Each ft, 0 <= t <= 79, operates on three 32-bit words B, C, D and produces a 32-bit word as output. 
ft(B,C,D) is defined as follows, for words B, C, D,
ft(B,C,D) = (B and C) or ((not B) and D), for 0 <= t <= 19 ft(B,C,D) = B xor C xor D, for 20 <= t <= 39 ft(B,C,D) = (B and C) or (B and D) or (C and D), for 40 <= t <= 59 ft(B,C,D) = B xor C xor D, for 60 <= t <= 79
A sequence of constant words K(0), K (1) 
b. For t= 0 to 15 Wt = Mi For t = 16 to 79 let Wt = S1(Wt-3 XOR Wt-8 XOR Wt-14 XOR Wt-16). c. Let A = H0, B = H1, C = H2,D = H3, E = H4,F = H5. d. For t = 0 to 79 do TEMP1 = S5(A) + ft(B,C,D) + E + Wt + Kt; TEMP2 = S5(A) +A + ft(B,C,D) + E + Wt + Kt+F; E = D; D = C; C = S30(B); B = S15(A); F = TEMP1; A= TEMP2 e. Let H0 = H0 + A, H1= H1 + B,H2 = H2+ C,H3 = H3 + D, H4 = H4 + E,H5 = H5 + F.
After processing Mn, the message digest is the 160-bit string represented by the 6 words H0 H1 H2 H3 H4 and H5.
UNIFIED ARCHITECTURE OF MD-5 AND SHA-192
Many architecture has been used to implement these hash function individually in hardware [8] - [15] . The data transformation for combined hash computation is described in Fig 6. In the hardware realization, a select line is inserted which selects the functionality of appropriate algorithm at each block.
The data transformation and hash output of both individual and combined hash computations are shown in Fig 7 and 8 . In the hardware realization, a select line is inserted which selects the functionality of appropriate algorithm at each block.
5.Results and discussion
The hardware architecture is implemented in verilog, and synthesis is performed with xilinx ise 9.2i.virtex ii kit is used for downloading the synthesized code. The power analysis is done using Synopsys-Design vision. The synthesis result for individual implementation of MD5 and SHA-1 is tabulated in table1 and 2.For the implementation, FPGA device 2v4000bf957-6 was used and the achieved operating frequency is equal to 57 Fig .9 shows the area delay product comparison of individual architectures and the unified architecture. From which it could be inferred that the area utilization of proposed combined architecture is less than available logic of FPGA chip used. The requirement of portability of mobile phones and hand held devices places severe restriction on power consumption. In proposed architecture low power design techniques is used to reduce the power consumption.
CONCLUSION
In this work, VLSI architecture of the integrity unit for the reconfigurable receiver is presented. The propsed architecture is reconfigurable in the sense that operates either to give MD-5 hash or the SHA-192 message digest. It guarantees high security level in reconfigurable receivers requiring data integrity and message authentictaion. The comparisons of synthesis results, proved that the proposed integrity unit is better, compared with the individual implementation of the hash algorithms. The power consumption is also proved to be applicable for the reconfigurable receiver terminals.the introduced Integrity unitcan be sed in all types of SHA-1 ,MD5 application with high speeed demands and with high level scurity needs at the same time. 
